In dense integrated circuit designs, management of routing congestion is essential; an over congested design may be unroutable. Many factors influence congestion: placement, routing, and routing architecture all contribute. Previous work has shown that different placement tools can have substantially different demands for each routing layer; our objective is to develop methods that allow "tuning" of interconnect topologies to match routing resources.
INTRODUCTION
Congestion minimization for dense integrated circuits has been widely studied. Informally, congestion is the ratio of routing demand (interconnect wire) to available routing resource (open space); an over congested design may be unroutable, or can require long routing detours that impact circuit speed.
In this paper, we study routing congestion for both traditional Manhattan routing architectures, and also for non-Manhattan architectures that have recently attracted interest. We focus on methods to optimize tree topologies and layer assignments to obtain low Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. total wire length, low numbers of vias, and routing demand that matches available resources.
The remainder of this paper is organized as follows. We first briefly discuss routing architectures, Steiner tree heuristics, and global routing. We also describe congestion metrics and the interactions between routing architectures and placement. Next, we present our main contributions: a combined non-Manhattan Preferred Direction Steiner tree heuristic and an approach to adjust Steiner tree topologies such that routing demand matches available resources. We conclude with a summary and a discussion of current and future work.
PRIOR WORK
There is an abundance of work on circuit routing and interconnect optimization. We briefly summarize this work.
Routing Architectures
An obvious issue in congestion minimization is the choice of routing architecture. In traditional design, individual layers have "preferred direction;" all (or almost all) wires on a given layer are oriented either horizontally or vertically. The directions on each layer usually alternate, and the minimum width wire on the lower layers is usually thinner than on upper layers.
While Manhattan routing architectures have dominated circuit design, there is growing interest in non-Manhattan architectures. First proposed as a method to address modern interconnect delay problems in [10] , non-Manhattan routing is now championed by the X Initiative [1] , an industry consortium that is advocating routing at 45 degree increments (the "X Architecture"). We use the terminology of [10] , and refer to this as "octilinear" routing. In [10] , routing at 60 degree increments was also discussed; there is also growing interest in this "hexagonal" routing approach [6] .
With all routing metrics, there is the requirement of vias between layers. These vias have non-zero cost, and connections from lower layers to upper ones create obstacles on the intermediate layers.
Each routing metric offers different routing resources; tuning routing demand to match resource is one focus of this paper. The three routing architectures we focus on are illustrated in Figure 1 .
Steiner Algorithms and Layer Assignment
The problem of interconnecting a set of points on an integrated circuit is a variation of the classic Steiner problem. Well known methods for this include the 1-Steiner heuristic [9] and the edgeremoval tree method [4] . Both works obtain Steiner trees that are close to optimal in practice. While the underlying problem is NPComplete, an approach that can handle relatively large planar problems has been developed [11] .
Most Steiner tree algorithms use a planar formulation, and are integrated into routing applications by adding a "layer assignment" step. In general, "global" wires are placed on upper layers, while "local" wires reside on lower layers. There is good motivation for this approach: by placing longer wires on upper layers, the available resource of those layers can be used without requiring large numbers of vias These issues are discussed in greater detail by [12] . The edge-removal heuristic [4] has been adapted to simultaneously consider layer assignment and via cost [15] .
While the bulk of work related to circuit design has focused on rectilinear formulations, some results have been obtained for nonManhattan routing architectures [10, 8, 11] .
Congestion Minimization in Global Routing
Congestion minimization is one of the primary objectives of global routing. Each connection may have multiple possible paths, and by selecting an appropriate set, the routing demand in any given area can be reduced.
Many global routing tools share a common framework; a shortest path algorithm (such as Dijkstra's [7] ) can be used to find a path for a single connection. If routing demand exceeds resources, "ripup and reroute" is applied. Recent work on multicommodity flow problems has resulted in an effective approximation algorithm for this problem [3] .
In some formulations, the routing graph is formulated as a planar set of "tiles," with layer assignment being performed as a postprocessing step. Directly considering layers during global routing increases the size of the routing graph considerably, but more accurately measures routing demand and resources.
NON-MANHATTAN PREFERRED DIREC-TION STEINER TREES
Our first contribution is the combination of two existing heuristics for Steiner tree construction into a method which handles nonManhattan routing architectures, layer direction restrictions, and varying via costs directly. To optimize interconnect trees for the available routing resources, we are interested in minimum cost Steiner trees, and not necessarily minimum length. In our routing model, and throughout this paper, we assume that each interconnect layer has a routing cost, and that the cost of an edge is the product of the length and the routing cost of it's layer.
The foundation of the approach is the edge-removal tree heuristic of Borah, Owen, and Irwin [4] . As the extension is fairly straightforward, we describe it only briefly.
The underlying Steiner tree heuristic begins with a minimum spanning tree, and then applies a series of transformations. By examining pairings of a single edge to a single vertex, candidate merge operations can be identified; if a new edge is introduced between the vertex and existing edge, a cycle is generated. By removing the longest edge on the generated cycle, total tree cost can sometimes be reduced.
This heuristic was originally developed for Manhattan routing metrics; in [10] , observations originally made in [14] allow for the identification of possible Steiner point locations for non-Manhattan metrics were determined. This results in a simple extension to novel routing architectures. Recently, two other efficient methods for non-Manhattan Steiner tree construction have been developed [11, 8] . A three-dimensional Manhattan routing model with non-zero via costs [15] was another extension of the original algorithm.
To handle multiple routing layers and non-Manhattan metrics, we have combined heuristics for preferred direction Steiner trees [15] and non-Manhattan Steiner trees [10] . This requires a slight modification to the "merge" step of the edge-removal heuristic [4] . Each candidate Steiner point will join three existing points using two straight segments, and at most one edge with a single bend; layer assignments for these segments can be found using simple enumeration.
The algorithmic complexity of the heuristic is O n 2 ¡ ; consideration of layer assignments only contributes a constant factor to the run time (assuming a fixed and relatively small number of routing layers).
LAYER BALANCING FOR CONGESTION REDUCTION
Motivation for the work presented in this section comes from the following: when we consider the routing demand of placements produced by different tools, there can be surprisingly large variation. In [2] , the routing demand for three placement tools Feng Shui 1.5 [16] , Capo [5] , and Dragon [13] , were compared. While the horizontal and vertical demand of Dragon placements were roughly equal across a series of benchmarks, the other two placement approaches had heavily biased demands. The ratio of horizontal to vertical demand was as much as 70:30; for successful routing, it is clear that the global router must construct Steiner trees that are as economical as possible with horizontal tree segments.
To address this issue, we present a "layer balancing" approach which provides a simple method to smoothly adjust interconnect topologies such that they better match the available routing resources. Obviously, we wish to avoid increasing total wire length or via counts substantially. Figure 2 illustrates the type of optimization opportunity we wish to exploit. Given four equidistant points as shown, there can be two different minimum length Steiner trees; one which uses two vertical segments and a single horizontal segment, and a second which uses two horizontal segments and one vertical segments. If we assume that one interconnect layer is used for horizontal wiring, and a second for vertical, the congestion impact and routing demand of these trees can be quite different. Traditional Steiner heuristics focus on wire length minimization alone, and provide no means for selecting the appropriate topology; via costs are frequently ignored. For circuit routing, however, the "best" topology cannot be selected independently from the other interconnect nets (each of which contributes some routing demand), or from the available routing resources. To address congestion, and optimize routing demand to the available resources, we have developed a relatively simple approach that consists of only a few steps. We use the (non-Manhattan) Preferred Direction Steiner tree heuristic, and then iteratively adjust layer cost to either encourage or discourage routing on a given layer. The steps are as follows.
-Routing costs for all layers are set to initial default values. -Preferred Direction Steiner trees are constructed all signal nets. -Resource usage is examined; if a layer is overutilized, the cost of that layer is increased slightly, and we repeat the second step. Table 1 shows the effect of adjusting layer cost repeatedly to obtain different layer assignments, using a Manhattan routing metric. We have "target" routing demand levels for interconnect layers 1 through 4 that are 30%, 30%, 20%, and 20%; our optimization attempts to place only a percentage of all wiring on a given level. The first iteration of Steiner tree construction places all connections on the lower layers; as routing cost changes, connections shift to upper layers.
Layer Cost Adjustment
As was mentioned, we are interested in minumum cost Steiner trees; by adjusting layer cost, we can alter the topologies and layer assignments of trees, resulting in changes to routing demand. Our method repeatedly adjusts the costs of a routing layer based on the demand observed in a previous iteration. If layer costs change dramatically with each iteration, the routing demand exhibits a "ringing" effect; less aggressive cost adjustment results in smooth (but slow) convergence.
While we focus on achieving a particular percentage of routing on a level, we can easily adapt the method to target fixed total lengths (which would be appropriate if accurate estimates of routing resources are available).
Impact of Via Cost
Via cost influences tree topologies in surprising ways. In Table 1 , the Steiner tree length can be greater than the spanning tree length; our Steiner heuristic chooses constructions that eliminate vias substantially, some times at the expense of additional tree length.
The "cost" of a via impacts the layer balancing in the following manner. If via cost is high, the Steiner heuristic will only place very long edges on the upper layers (and only if the upper layers have lower routing cost). The cost of vias also considerably impacts the speed of convergence; if via cost is high, there can be a significant barrier to moving a segment from layer i to layer j. The first iteration of our method shows this effect; initially, routing demand is for the lower layers, and only after reducing the cost of upper layers does the Steiner heuristic migrate edges on lower layers to upper ones.
Non-Manhattan Routing Architectures
Due to space constraints, we report only results on octilinear ("X") routing architectures; our methods have also been appiled to hexagonal routing metrics.
In our experiments with Manhattan routing architectures, we have considered two horizontal and two vertical routing layers; because there are two layer choices for any segment, slight changes in routing cost can result in a connection shifting from one layer to another. Thus, for many trees, there may be multiple topologies that have similar total length, but different layer assignments.
For non-Manhattan architectures, however, balancing of layers is more difficult. Consider the case of a connection which uses a horizontal layer; shifting to another layer would require using (perhaps) segments on both diagonal layers; this incurs a substantial increase in route length, and also substantially more vias. We find that it is more difficult to "tune" routing demand in a non-Manhattan model to the available resources, and thus it is important that a placement tool consider these resources directly. Table 2 shows the convergence of layer demand using an octilinear routing model. As routing cost changes on each layer, connections move from the Manhattan routing layers to those that are at 45 degrees; without increasing the total tree cost substantially (and reducing the via cost as well), obtaining uniform usage of routing layers is difficult.
Window-Based Optimization
The experiments we report here focus on smaller benchmarks. We have applied these techniques to all 18 "IBM" benchmarks, as well as the complete set of MCNC benchmarks, and observe similar behavior; run time is roughly linear with the number of nets (as the time to construct a Steiner tree is independent of the size of the entire circuit).
Examination of large benchmarks reveals some "local" variation in routing demand, however. Thus, the appropriate application of our techniques is to optimize small portions of the design independently.
CONCLUSION AND FUTURE WORK
In this paper, we have presented a relatively simple method to adjust interconnect tree topologies to match routing resources. Our work combines prior methods for Manhattan Steiner trees [4] , NonManhattan Steiner trees [10] , and Preferred Direction Steiner trees [15] , and then adjusts layer and via costs to obtain a satisfactory set of topologies and layer assignments.
Much of the current work in "routability driven" placement focuses on insertion of additional space to accomodate interconnect wires. Our work is complementary to this; analysis of routing demand on a per-layer basis can indicate if the placement should be stretched horizontally (to provide increased vertical capacity), vertically (for more horizontal capacity), or both.
We have integrated our layer balancing technique into a global router; preliminary experimental results are promising, and we will report results when this work is mature.
